BIDHAN BISWAS

└ +91-8942907277 22ec3062@rgipt.ac.in Linkedin G Github

77

EDUCATION

Rajiv Gandhi Institute of Petroleum Technology B. Tech - Electronic Engineering		2022 – 2026 Amethi, Uttar Pradesh
Faridpur Zilla School Class-10th ; PERCENTAGE- 90		Faridpur, Bangladesh
COURSEWORK / SKILLS		
• Digital Circuit Design	• Hardware Descripted language	• Network Analysis And Synthesis
• Analog Circuit Design	(HDL)	• Solid State Electronics Devices
• Signals and Systems	• Embedded System	• Control System
PROJECTS		

RUJEUIS

A Fully Synthesizable All-Digital Phase-Locked Loop with Portable Architecture ongoing

- Using the Verilog Hardware Description Language, a novel and portable enough circuitry arrangement is designed by using the ADPLL- All-Digital Phase-Locked Loop.
- It could preferably contain DCO- Digitally Controllable Oscillator that could be varied as needed

ADC and SENSOR interfacing with FPGA using SPI Protocol \square

• The project focuses on how SPI protocol transfer data and information between sensor and ADC with FPGA.

ongoing

A VLSI On-Chip Analog High-Order Low-Pass Filter Performance Evaluation Strategy C | ongoing

- This paper presents a strategy for evaluation of an analog high-order low-pass filter.
- In the proposed strategy, the evaluation procedure is divided into three modes, first, to estimate the passband characteristic, second, to estimate the stopband characteristic, and finally, to evaluate the performance of the analog filter by the analysis of the relationship between the attenuations at the passband and stopband.

TECHNICAL SKILLS

Languages: C. Embedded-C. Matlab. Hardware Descripted Languages: Verilog, System Verilog, VHDL **EDA Tools:** Xilinx Vivado, Xilinx IDE, Arduino IDE

ACHEIVEMENTS

- Study In India(SII) Scholar
- Solved 100+ Problems across HDL Bits and Simulated design using EDA playground

POSITION OF RESPONSIBILITY

• Coordinator, Tinkering Lab (Science and Technical Council RGIPT).